Integrated Circuit Design

Warning: mkdir() [function.mkdir]: Permission denied in /home/webs/affiliatelib2/CacheManager.php on line 12

Warning: mkdir() [function.mkdir]: No such file or directory in /home/webs/affiliatelib2/CacheManager.php on line 12

Warning: fopen(/home/templatecore2cache//*cluesnet.com/9c/9c92a023dab51fdb6434ca88e8e7d4a63d07cc77.tc2cache) [function.fopen]: failed to open stream: No such file or directory in /home/webs/affiliatelib2/CacheManager.php on line 130

Warning: fwrite(): supplied argument is not a valid stream resource in /home/webs/affiliatelib2/CacheManager.php on line 131

Warning: fclose(): supplied argument is not a valid stream resource in /home/webs/affiliatelib2/CacheManager.php on line 132

Integrated circuit design, or IC design, is a subset of electrical engineering, encompassing the particular Boolean logic and circuit design techniques required to design integrated circuits, or ICs. ICs consist of miniaturized electronic components built into an electrical network on a monolithic semiconductor substrate by photolithography.

IC design can be divided into the broad categories of digital and analog electronics IC design. Digital IC design is used to produce components such as microprocessors, FPGAs, memories (RAM, Read-only memory, and flash memory) and digital ASICs. Digital design focuses on logical correctness, maximizing circuit density, and placing circuits so that clock and timing signals are routed efficiently. Analog IC design also has specializations in power IC design and Radio frequency IC design. Analog IC design is used in the design of op-amps, linear regulators, phase locked loops, oscillators and active filters. Analog design is more concerned with the physics of the semiconductor devices such as gain, matching, power dissipation, and resistance. Fidelity of analog signal amplification and filtering is usually critical and as a result, analog ICs use larger area active devices than digital designs and are usually less dense in circuitry.

Modern ICs are enormously complicated. A large chip, as of 2006, may well have more transistors than there are people on Earth. The Design rules for what can and cannot be manufactured are also extremely complex. An IC process as of 2006 may well have more than 600 rules. Furthermore, since the manufacturing process itself is not completely predictable, designers must account for its Statistics nature. The complexity of modern IC design, as well as market pressure to produce designs rapidly, has led to the extensive use of Electronic design automation in the IC design process.

Fundamentals Integrated circuit design involves the creation of electronic components, such as transistors, resistors, capacitors and the metallic interconnect of these components onto a piece of semiconductor, typically silicon. A method to isolate the individual components formed in the Wafer (electronics) is necessary since the substrate silicon is conductive and often forms an active region of the individual components. The two common methods are p-n junction isolation and dielectric isolation. Attention must be given to power dissipation of transistors and interconnect resistances and current density of the interconnect, contacts and vias since ICs contain very tiny devices compared to discrete components, where such concerns are less of an issue. Electromigration in metallic interconnect and Electrostatic discharge damage to the tiny components are also of concern. Finally, the physical layout of certain circuit subblocks is typically critical, in order to achieve the desired speed of operation, to segregate noisy portions of an IC from quiet portions, to balance the effects of heat generation across the IC, or to facilitate the placement of connections to circuitry outside the IC.

Design steps A typical IC design cycle involves several steps:

Feasibility study and die size estimate

Functional verification

Circuit design

SPICE

Floorplanning

Design review

Integrated circuit layout

Layout verification

Layout review

Design For Test and Automatic test pattern generation

Design for manufacturability (IC)

Mask data preparation

Semiconductor fabrication

Semiconductor fabrication#Wafer test and device test

Integrated circuit packaging

Device characterization

Tweak (if necessary)

Datasheet generation

Digital design Roughly speaking, digital IC design can be divided into three parts

ESL design: This step creates the user functional specification. The user may use a variety of languages and tools to create this description. Examples include a C (programming language)/C++ model, SystemC, SystemVerilog Transaction-level modeling, Simulink and MATLAB.
RTL design: This step converts the user specification (what the user wants the chip to do) into a register transfer level (RTL) description. The RTL specifies, in painstaking detail, exactly what every bit of the chip should do on every clock cycle.
Physical design: This step takes the RTL, and a library of available logic gates, and creates a chip design. This involves figuring out which gates to use, defining places for them, and wiring them together.

Note that the second step, RTL design, is responsible for the chip doing the right thing. The third step, physical design, does not affect the functionality at all (if done correctly) but determines how fast the chip operates and how much it costs.

RTL design This is the hardest part, and the domain of functional verification. The spec may have some terse description, such as encodes in the MP3 format or implements IEEE floating-point arithmetic. Each of these innocent looking statements expands to hundreds of pages of text, and thousands of lines of computer code. It is extremely difficult to verify that the RTL will do the right thing in all the possible cases that the user may throw at it. Many techniques are used, none of them perfect but all of them useful – extensive logic simulation, formal methods, hardware emulation, Lint programming tool-like code checking, and so on.

A tiny error here can make the whole chip useless, or worse. The famous Pentium FDIV bug caused the results of a division to be wrong by at most 61 parts per million, in cases that occurred very infrequently. No one even noticed it until the chip had been in production for months. Yet Intel was forced to offer to replace, for free, every chip sold until they could fix the bug, at a cost of $475 million (US).

Physical design Here are the main steps of physical design. In practice there is not a straightforward progression - considerable iteration is required to ensure all objectives are met simultaneously. This is a difficult problem in its own right, called design closure.

Floorplanning: The RTL of the chip is assigned to gross regions of the chip, input/output (I/O) pins are assigned and large objects (arrays, cores, etc.) are placed.
Logic synthesis: The RTL is mapped into a gate-level netlist in the target technology of the chip.
Placement (EDA): The gates in the netlist are assigned to nonoverlapping locations on the die area.
Logic/placement refinement: Iterative logical and placement transformations to close performance and power constraints.
Clock Distribution Networks: Balanced buffered clock trees are introduced into the design.
Routing (EDA): The wires that connect the gates in the netlist are added.
Postwiring optimization: Remaining performance(Timing Closure), noise(Signal Integrity), and yield(Design For Manufacturability) violations are removed.
Design for manufacturability (IC): The design is modified, where possible, to make it as easy and efficient as possible to produce. This is achieved by adding extra vias or adding dummy metal/diffusion/poly layers wherever possible while complying to the design rules set by the foundry.
Final checking: Since errors are expensive, time consuming and hard to spot, extensive error checking is the rule, Formal equivalence checking, and Design rule checking.
Tape-out and mask generation: the design data is turned into photomasks in mask data preparation.

Analog design Before the advent of the microprocessor and software based design tools, analog ICs were designed using hand calculations. These ICs were basic circuits, op-amps are one example, usually involving no more than ten transistors and few connections. An iterative trial-and-error process and "overengineering" of device size was often necessary to achieve a manufacturable IC. Reuse of proven designs allowed progressively more complicated ICs to be built upon prior knowledge. When inexpensive computer processing became available in the 1970s, computer programs were written to simulate circuit designs with greater accuracy than practical by hand calculation. The first circuit simulator for analog ICs was called SPICE (Simulation Program with Integrated Circuits Emphasis). Computerized circuit simulation tools enable greater IC design complexity than hand calculations can achieve, making the design of analog Application-specific integrated circuits practical. The computerized circuit simulators also enable mistakes to be found early in the design cycle before a physical device is Semiconductor fabrication. Additionally, a computerized circuit simulator can implement more sophisticated device models and circuit analysis too tedious for hand calculations, permitting Monte Carlo analysis and process sensitivity analysis to be practical. The effects of parameters such as temperature variation, doping concentration variation and statistical process variations can be simulated easily to determine if an IC Design for manufacturability (IC). Overall, computerized circuit simulation enables a higher degree of confidence that the circuit will work as expected upon manufacture.

Coping with variability A challenge most critical to analog IC design involves the variability of the individual devices built on the semiconductor chip. Unlike board-level circuit design which permits the designer to select devices that have each been tested and Bin according to value, the device values on an IC can vary widely which are uncontrollable by the designer. For example, some IC resistors can vary ±20% and β of an integrated Bipolar junction transistor can vary from 20 to 100. To add to the design challenge, device properties often vary between each processed semiconductor wafer. Device properties can even vary significantly across each individual IC due to doping gradients. The underlying cause of this variability is that many semiconductor devices are highly sensitive to uncontrollable random variances in the process. Slight changes to the amount of diffusion time, uneven doping levels, etc. can have large effects on device properties.

The design techniques necessary to reduce the effects of the device variation are:

Using the ratios of resistors, which do match closely, rather than absolute resistor value.
Using devices with matched geometrical shapes so they have matched variations.
Making devices large so that statistical variations becomes an insignificant fraction of the overall device property.
Segmenting large devices, such as resistors, into parts and interweaving them to cancel variations.
Using common centroid device layout to cancel variations in devices which must match closely (such as the transistor differential pair of an op amp).

Fortunately for IC design, the absolute values of the devices are less critical than the identical matching of device performance. However, this fabrication variability forces certain design techniques and prevents the use of other design techniques familiar to the board-level designer.

Tools and vendors Some of the popular electronic design automation tools are SPICE, logic synthesis, place and route, and design rule checking. The four largest companies selling these tools are Cadence Design Systems, Synopsys, Mentor Graphics, and Magma Design Automation.

See also

Electronic design automation
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electronic circuit design

References

Electronic Design Automation For Integrated Circuits Handbook, by Lavagno, Martin, and Scheffer, ISBN 0-8493-3096-3 A survey of the field of electronic design automation, one of the main enablers of modern IC design.

External links

CAD – IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Amazon.co.uk: Analog Integrated Circuit Design: David Johns, Ken ...
Amazon.co.uk: Analog Integrated Circuit Design: David Johns, Ken Martin: Books ... Analog Integrated Circuit Design (Paperback) by David Johns (Author), Ken Martin (Author) "A ...

Amazon.co.uk: Radio Frequency Integrated Circuit Design (Microwave ...
Amazon.co.uk: Radio Frequency Integrated Circuit Design (Microwave Library): John Rogers, Calvin Plett: Books ...

Integrated circuit - Wikipedia, the free encyclopedia
The integrated circuit's mass production capability, reliability, and building-block approach to circuit design ensured the rapid adoption of standardized ICs in place of designs ...

Integrated circuit design - Wikipedia, the free encyclopedia
Integrated circuit design, or IC design, is a subset of electrical engineering, encompassing the particular logic and circuit design techniques required to design integrated ...

ECS - ELEC3025 Integrated Circuit Design
School: Dept- Electronics & Computer Science: Known as: ELEC3025. Session and Semester: Semester One, 2008 - 2009: Credit: 10 Credit Points: Unit Leader: B Iain McNally

APLUS- Integrated Circuit Design, Voice IC Design- Taiwan
Design and manufacture consumer voice ICs, software development for 4 bit/8 bit micro controller and COB and module products. Includes product descriptions, questions and answers ...

Research in Analog Integrated Circuit Design
NOTE: Much of the content presented on this site is largely historical in nature and updates are expected to be rare. This page is a summary of the projects and students under Paul ...

Microscope Laboratory for undergraduate courses in Integrated Circuit ...
... of Electronics and Computer Science at the University of Southampton, a significant proportion of laboratory time is devoted to a complete integrated circuit (IC) design from ...

Fast Integrated Tools for Circuit Design with FPGAs
Stephan Gehringisat Interval Research, 1801 CPageMillRoad, Palo Alto, California 94304. He can be reached at gehring@interval.com. ii